

# PROGRAMMING NON-VOLATILE MEMORY

## Inventors

Gertjan Hemink  
Yupin Fong

"Express Mail" mailing label number: EL 994 763 485 US

PREPARED BY  
VIERRA MAGEN MARCUS HARMON & DENIRO LLP  
CUSTOMER ID: 28554

## PROGRAMMING NON-VOLATILE MEMORY

### BACKGROUND OF THE INVENTION

#### 5 Field of the Invention

[0001] The present invention relates generally to technology for programming memory devices.

#### Description of the Related Art

10 [0002] Semiconductor memory devices have become more popular for use in various electronic devices. For example, non-volatile semiconductor memory is used in cellular telephones, digital cameras, personal digital assistants, mobile computing devices, non-mobile computing devices and other devices. Electrical Erasable Programmable Read Only Memory (EEPROM) and flash memory are among the most  
15 popular non-volatile semiconductor memories.

[0003] Typical EEPROMs and flash memories utilize a memory cell with a floating gate that is provided above and insulated from a channel region in a semiconductor substrate. The channel region is positioned in a p-well between source and drain regions. A control gate is provided over and insulated from the floating gate. The  
20 threshold voltage of the memory cell is controlled by the amount of charge that is retained on the floating gate. That is, the level of charge on the floating gate determines the minimum amount of voltage that must be applied to the control gate before the memory cell is turned on to permit conduction between its source and drain.

[0004] Some EEPROM and flash memory devices have a floating gate that is used  
25 to store two ranges of charges and, therefore, the memory cell can be programmed/erased between two states. A multi-bit or multi-state flash memory cell is

implemented by identifying multiple, distinct threshold voltage ranges within a device. Each distinct threshold voltage range corresponds to predetermined values for the set of data bits. The specific relationship between the data programmed into the memory cell and the threshold voltage levels of the cell depends upon the data encoding scheme adopted for the cells. For example, U.S. Patent No. 6,222,762 and U.S. Patent Application No. 10/461,244, "Tracking Cells For A Memory System," filed on June 13, 2003, both of which are incorporated herein by reference in their entirety, describe various data encoding schemes for multi-state flash memory cells. To achieve proper data storage for a multi-state cell, the multiple ranges of threshold voltage levels of the multi-state memory cell should be separated from each other by sufficient margin so that the level of the memory cell can be programmed or erased in an unambiguous manner.

[0005] When programming an EEPROM or flash memory device, a program voltage is applied to the control gate and the bit line is grounded. Electrons from the channel are injected into the floating gate. When electrons accumulate in the floating gate, the floating gate becomes negatively charged and the threshold voltage of the memory cell is raised.

[0006] Typically, the program voltage  $V_{pgm}$  applied to the control gate is applied as a series of pulses, as depicted in Figure 1. The magnitude of the pulses is increased with each successive pulse by a predetermined step size (e.g.  $0.2v$ ). In the periods between the pulses, verify operations are carried out. That is, the programming level of each cell of a group of cells being programmed in parallel is read between each programming pulse to determine whether it is equal to or greater than a verify level to which it is being programmed. One means of verifying the programming is to test conduction at a specific compare point. The cells that are verified to be sufficiently programmed are locked out, for example, by raising the bit line voltage from 0 to  $V_{dd}$  to stop the programming process for those cells. For example, Figure 2 depicts graphs of

threshold voltage ( $V_{th}$ ) versus time and bit line voltage ( $V_{bl}$ ) versus time. While the memory cell is receiving the program voltage  $V_{pgm}$  of Figure 1, the threshold voltage of the memory cell increases. When the threshold voltage of the memory cell reaches the verify level (e.g.  $V_{ver1}$ ), then the bit line voltage is raised to  $V_{inhibit}$  (e.g.  $V_{dd}$ ).

5 The above described techniques, and others described herein, can be used in combination with various self boosting techniques, for example, as described in U.S. Patent Application 10/379,608, titled "Self Boosting Technique," filed on March 5, 2003, incorporated herein by reference in its entirety. Additionally, an efficient verify technique can be used, such as described in U.S. Patent Application Serial No.  
10 10/314,055, "Smart Verify for Multi-State Memories," filed December 5, 2002, incorporated herein by reference in its entirety.

[0007] When programming as depicted in Fig. 2, there is a tradeoff between speed of programming and precision of programming. The precision of programming is related to the distribution of threshold voltages of the programmed memory cells  
15 subsequent to the programming process. The tighter the threshold voltage distribution, the easier it is to unambiguously read the memory cells. The need for tight threshold voltage distributions is even more important with multi-state memory cells because the read process needs to unambiguously distinguish between the different threshold voltage distributions. To obtain a tight threshold voltage distribution, a smaller step size is used  
20 for the program voltage  $V_{pgm}$ . However, using a smaller step size slows down the programming process.

[0008] An improvement to the traditional programming process is depicted in Figure 3. The process of Figure 3 applies the program voltage signal  $V_{pgm}$  of Figure 1 to the control gates of the memory cells to be programmed. Between the program  
25 pulses, verify operations are performed. If the threshold voltage of the memory cell being programmed is less than  $V_{ver2}$ , the programming continues for that cell with the

bit line voltage remaining low (e.g. 0 volts). If the threshold voltage of the memory cell being programmed is higher than  $V_{ver2}$  and lower than  $V_{ver1}$ , then an intermediate bit line voltage (e.g. 1 volt) is applied. As a result of the intermediate bit line voltage, the channel voltage will increase (e.g. 1 volt) and the programming of that memory cell will be slowed down because the shift in threshold voltage due to each program pulse will be reduced. The bit line will remain at the intermediate bit line voltage for a number of pulses until the threshold voltage of the memory cell reaches the final target,  $V_{ver1}$ . When the memory cell's threshold voltage reaches  $V_{ver1}$ , the bit line will be raised to inhibit further programming (e.g. by raising the bit line voltage to  $V_{inhibit}$  (e.g.,  $V_{dd}$ )).

10   **[0009]**     Using the approach of Figure 3 results in the programmed threshold voltage distribution being narrower than the process of Figure 2 because the shift per pulse of the threshold voltage is reduced once the threshold voltage is close to the target value (e.g. when the threshold voltage is above  $V_{ver2}$  and below  $V_{ver1}$ ). However, the speed of the programming process of Figure 3 could be improved because multiple additional pulses (e.g. typically, 2 to 3 pulses) may be needed to finish the programming process since the intermediate bit line bias slows down the programming of the memory cells.

20   **[0010]**     Another issue with prior memory systems relates to power. Many previous systems use a  $V_{dd}$  of 3 volts. It is advantageous to use a lower  $V_{dd}$  because a lower  $V_{dd}$  allows the memory system to use less power. If the memory system uses less power, the host device (e.g. digital camera) will have a longer battery life. If  $V_{dd}$  is reduced (e.g., to 1.8 volts), the memory cells may not be able to use an intermediate bit line voltage of 1 volt. For example, in a NAND chain with a select gate transistor (see discussion below), if the lower  $V_{dd}$  (e.g., 1.8 volts) is applied to the gate of the select gate transistor to turn on the select gate transistor, then the 1V bit line voltage may not be fully transferred to the source side of the select transistor. The voltage that can be

transferred to the source side depends on the threshold voltage of the select gate transistor. If for example, the select gate has a threshold voltage of 1.2V, then the voltage at the source side of the select gate will only reach a value of 0.6V - 1.8V (gate voltage) - 1.2V (threshold voltage). It is possible to transfer 1V to the source side by  
5 lowering the threshold voltage of the select gate transistor; however, then the leakage of that transistor will increase in the case when the select gate is turned off (0V at the select gate). Another solution would be to increase the gate voltage of the select gate to for example 2.4V, however, in that case, during programming, leakage from the channel region towards the bit line may occur during a so called self-boosting operation when  
10 1.8V is applied to the bit line and the channel area under the selected NAND string is boosted to a high voltage.

#### SUMMARY OF THE INVENTION

[0011] The present invention, roughly described, pertains to technology for  
15 programming a memory device. More specifically, the present invention provides for a programming process that is faster and results in a tighter threshold voltage distribution. In some embodiments, the improved programming process uses a lower intermediate bit line voltage, thereby allowing a lower V<sub>dd</sub> to be used.

[0012] One embodiment of the present invention includes performing one or more  
20 programming operations on a non-volatile storage element, determining that the non-volatile storage element has reached an intermediate verify threshold, performing only one additional programming operation at a reduced level on the non-volatile storage element in response to the step of determining, and inhibiting programming of the non-volatile storage element after performing the additional programming operation  
25 regardless of change to the non-volatile storage element in response to the one additional programming operation. In one example implementation, the programming process

includes the application of a set of pulses that increase in magnitude over time to the control gates of memory cells being programmed, with each programming operation referred to above including the application of one pulse. In other embodiments, a programming operation can include an act other than the application of a pulse, as  
5 appropriate for the particular memory technology. For example, program signals other than pulses can be used, including signals that increase (with or without a fixed increment size) or do not increase.

[0013] Another embodiment of the present invention includes performing programming operations on a non-volatile storage element where the programming  
10 operations include an increasing program voltage with an increment size, determining that the non-volatile storage element has reached a particular intermediate verify threshold of a set of intermediate verify thresholds, performing one additional programming operation on the non-volatile storage element in response to the step of determining, and inhibiting programming of the non-volatile storage element after  
15 performing the one additional programming operation regardless of change to the non-volatile storage element in response to the one additional programming operation. The one additional programming operation changes a threshold voltage of the non-volatile storage element by a fraction of the increment size wherein the size of the fraction depends on which of the intermediate verify thresholds had been determined to be  
20 reached.

[0014] In some embodiments, there can be more than one (e.g., two, three or more) intermediate thresholds.

[0015] One example implementation includes an array of non-volatile storage elements and a control circuit in communication with the non-volatile storage elements.  
25 The control circuit causes the non-volatile storage elements to perform one or more programming operations, determines which of the non-volatile storage element reached

an intermediate verify threshold but have not reached a final verify threshold, causes one additional programming operation at a reduced level to be performed on the non-volatile storage elements that have reached the intermediate verify threshold but have not reached the final verify threshold, automatically inhibits programming for the non-volatile storage elements that have reached the intermediate verify threshold after the one additional programming operation and continues programming for non-volatile storage elements that have not reached the intermediate verify threshold.

[0016] Another embodiment of the present invention includes creating an array of non-volatile storage elements, setting a final verify threshold for a programming process and setting an intermediate verify threshold for the programming process so that after a set of one or more non-volatile storage elements reach the intermediate verify threshold one programming operation will cause the set of one or more non-volatile storage elements to reach the final verify threshold.

[0017] These and other objects and advantages of the present invention will appear more clearly from the following description in which the preferred embodiment of the invention has been set forth in conjunction with the drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

- [0018] Figure 1 depicts a program voltage signal.
- [0019] Figure 2 depicts graphs of threshold voltage ( $V_{th}$ ) versus time and bit line voltage ( $V_{bl}$ ) versus time.
- [0020] Figure 3 depicts graphs of threshold voltage ( $V_{th}$ ) versus time and bit line voltage ( $V_{bl}$ ) versus time.
- [0021] Figure 4 is a top view of a NAND string.



- [0022] Figure 5 is an equivalent circuit diagram of the NAND string.
- [0023] Figure 6 is a cross sectional view of the NAND string.
- [0024] Figure 7 is a block diagram of one embodiment of a non-volatile memory system in which the various aspects of the present invention are implemented.
- 5 [0025] Figure 8 illustrates an example of an organization of a memory array.
- [0026] Figure 9 depicts a portion of the column control circuit.
- [0027] Figure 10 depicts memory cell threshold distributions for multi-state memory cells.
- [0028] Figure 11 depicts graphs of threshold voltage ( $V_{th}$ ) versus time and bit  
10 line voltage ( $V_{bl}$ ) versus time.
- [0029] Figure 12 is a flow chart describing a method for programming memory using concepts of the present invention.
- [0030] Figure 13 is a flow chart describing a method for programming according to various embodiments of the present invention.
- 15 [0031] Figure 14 is a flow chart describing is a flow chart describing a method for programming a logical page according to various embodiments of the present invention.
- [0032] Figure 15 depicts graphs of threshold voltage ( $V_{th}$ ) versus time and bit line voltage ( $V_{bl}$ ) versus time.
- [0033] Figure 16 depicts graphs of threshold voltage ( $V_{th}$ ) versus time and bit line  
20 voltage ( $V_{bl}$ ) versus time.

### DETAILED DESCRIPTION

[0034] One example of a flash memory system suitable for implementing the present invention uses the NAND structure, which includes arranging multiple transistors in series between two select gates. The transistors in series and the select gates are referred to as a NAND string. Figure 4 is a top view showing one NAND string. Figure 5 is an equivalent circuit thereof. The NAND string depicted in Figures 4 and 5 includes four transistors 100, 102, 104 and 106 in series and sandwiched between a first select gate 120 and a second select gate 122. Select gate 120 connects the NAND string to bit line 126. Select gate 122 connects the NAND string to source line 128. Select gate 120 is controlled by the applying appropriate voltages to control gate 120CG. Select gate 122 is controlled by applying the appropriate voltages to control gate 122CG. Each of the transistors 100, 102, 104 and 106 has a control gate and a floating gate. Transistor 100 has control gate 100CG and floating gate 100FG. Transistor 102 includes control gate 102CG and floating gate 102FG. Transistor 104 includes control gate 104CG and floating gate 104FG. Transistor 106 includes a control gate 106CG and floating gate 106FG. Control gate 100CG is connected to word line WL3, control gate 102CG is connected to word line WL2, control gate 104CG is connected to word line WL1, and control gate 106CG is connected to word line WL0. In one embodiment, transistors 100, 102, 104 and 106 are each memory cells. In other embodiments, the memory cells may include multiple transistors or may be different than that depicted in Figs 4 and 5.

[0035] Figure 6 provides a cross-sectional view of the NAND string described above. As depicted in Figure 6, the transistors of the NAND string are formed in p-well region 140. Each transistor includes a stacked gate structure that consists of the control gate (100CG, 102CG, 104CG and 106CG) and a floating gate (100FG, 102FG, 104FG

and 106FG). The floating gates are formed on the surface of the p-well on top of an oxide film. The control gate is above the floating gate, with an inter-polysilicon dielectric layer separating the control gate and floating gate. Note that Fig. 6 appears to depict a control gate and floating gate for transistors 120 and 122. However, for  
5 transistors 120 and 122, the control gate and the floating gate are connected together. In other embodiments, the gate traditionally thought of as the floating gate is connected, while gate on top of that is not connected. The control gates of the memory cells (100, 102, 104, 106) form the word lines. N+ diffused layers 130, 132, 134, 136 and 138 are shared between neighboring cells, whereby the cells are connected to one another in  
10 series to form a NAND string. These N+ diffused layers form the source and drain of each of the cells. For example, N+ diffused layer 130 serves as the drain of transistor 122 and the source for transistor of 106, N+ diffused layer 132 serves as the drain for transistor 106 and the source for transistor 104, N+ diffused region 134 serves as the drain for transistor 104 and the source for transistor 102, N+ diffused region 136 serves  
15 as the drain for transistor 102 and the source for transistor 100, and N+ diffused layer 138 serves as the drain for transistor 100 and the source for transistor 120. N+ diffused layer 126 connects to the bit line for the NAND string, while N+ diffused layer 128 connects to a common source line for multiple NAND strings.

[0036] Note that although Figures 4-6 show four memory cells in the NAND string,  
20 the use of four transistors is only provided as an example. A NAND string can have less than four memory cells or more than four memory cells. For example, some NAND strings will include eight memory cells, 16 memory cells, 32 memory cells, etc. The discussion herein is not limited to any particular number of memory cells in a NAND string.

25 [0037] Each memory cell can store data represented in analog or digital form. When storing one bit of digital data, the range of possible threshold voltages of the

memory cell is divided into two ranges which are assigned logical data "1" and "0." In one example of a NAND type flash memory, the voltage threshold is negative after the memory cell is erased, and defined as logic "1." The threshold voltage after a program operation is positive and defined as logic "0." When the threshold voltage is negative and a read is attempted, the memory cell will turn on to indicate logic one is being stored. When the threshold voltage is positive and a read operation is attempted, the memory cell will not turn on, which indicates that logic zero is stored. A memory cell can also store multiple levels of information, for example, thereby storing multiple bits of digital data. In the case of storing multiple levels of data, the range of possible threshold voltages is divided into the number of storage levels. For example, if four levels of information is stored, there will be four threshold voltage ranges assigned to the data values "11", "10", "01", and "00." In one example of a NAND type memory, the threshold voltage after an erase operation is negative and defined as "11". Positive threshold voltages are used for the states of "10", "01", and "00."

15 [0038] Relevant examples of NAND type flash memories and their operation are provided in the following U.S. Patents/Patent Applications, all of which are incorporated herein by reference in their entirety: U.S. Pat. No. 5,570,315; U.S. Pat. No. 5,774,397; U.S. Pat. No. 6,046,935; U.S. Pat. No. 5,386,422; U.S. Pat. No. 6,456,528 and U.S. Pat. Application. Ser. No. 09/893,277 (Publication No. US2003/0002348). Information about programming NAND flash memory, including self boosting techniques, can be found in U.S. Patent Application 10/379,608, titled "Self Boosting Technique," filed on March 5, 2003; and in U.S. Patent Application 10/629,068, titled "Detecting Over Programmed Memory," filed on July 29, 2003, both applications are incorporated herein by reference in their entirety. Other types of flash memory devices can also be used with the present invention. For example, the following patents describe NOR type flash memories and are incorporated herein by reference in their entirety: U.S. Patent Nos. 5,095,344; 5,172,338; 5,890,192 and 6,151,248. Another example of a flash memory

type is found in U.S. Patent No. 6,151,248, incorporated herein by reference in its entirety.

[0039] Fig. 7 is a block diagram of one embodiment of a flash memory system that can be used to implement the present invention. Memory cell array 302 is controlled by  
5 column control circuit 304, row control circuit 306, c-source control circuit 310 and p-well control circuit 308. Column control circuit 304 is connected to the bit lines of memory cell array 302 for reading data stored in the memory cells, for determining a state of the memory cells during a program operation, and for controlling potential levels of the bit lines to promote the programming or to inhibit the programming. Row  
10 control circuit 306 is connected to the word lines to select one of the word lines, to apply read voltages, to apply program voltages and to apply an erase voltage. C-source control circuit 310 controls a common source line (labeled as "C-source" in Fig. 8) connected to the memory cells. P-well control circuit 308 controls the p-well voltage.

[0040] The data stored in the memory cells are read out by the column control  
15 circuit 304 and are output to external I/O lines via data input/output buffer 312. Program data to be stored in the memory cells are input to the data input/output buffer 312 via the external I/O lines, and transferred to the column control circuit 304. The external I/O lines are connected to controller 318.

[0041] Command data for controlling the flash memory device is input to controller  
20 318. The command data informs the flash memory of what operation is requested. The input command is transferred to state machine 316, which controls column control circuit 304, row control circuit 306, c-source control 310, p-well control circuit 308 and data input/output buffer 312. State machine 316 can also output status data of the flash memory such as READY/BUSY or PASS/FAIL.

[0042] Controller 318 is connected or connectable with a host system such as a personal computer, a digital camera, personal digital assistant, etc. Controller 318 communicates with the host in order to receive commands from the host, receive data from the host, provide data to the host and provide status information to the host.

5 Controller 318 converts commands from the host into command signals that can be interpreted and executed by command circuits 314, which is in communication with state machine 316. Controller 318 typically contains buffer memory for the user data being written to or read from the memory array.

[0043] One exemplar memory system comprises one integrated circuit that includes

10 controller 318, and one or more integrated circuit chips that each contain a memory array and associated control, input/output and state machine circuits. The trend is to integrate the memory arrays and controller circuits of a system together on one or more integrated circuit chips. The memory system may be embedded as part of the host system, or may be included in a memory card (or other package) that is removably

15 inserted into the host systems. Such a removable card may include the entire memory system (e.g. including the controller) or just the memory array(s) and associated peripheral circuits (with the Controller being embedded in the host). Thus, the controller can be embedded in the host or included within a removable memory system.

[0044] In some implementations, some of the components of Figure 7 can be

20 combined. In various designs, all or some of the components of Fig 7, other than memory cell array 302, can be thought of as control circuits or a control circuit.

[0045] With reference to Fig. 8, an example structure of memory cell array 302 is described. As one example, a NAND flash EEPROM is described that is partitioned into 1,024 blocks. The data stored in each block is simultaneously erased. In one

25 embodiment, the block is the minimum unit of cells that are simultaneously erased. In each block, in this example, there are 8,512 columns that are divided into even columns

and odd columns. The bit lines are also divided into even bit lines (BLe) and odd bit lines (BLo). Figure 8 shows four memory cells connected in series to form a NAND string. Although four cells are shown to be included in each NAND string, more or less than four memory cells can be used. One terminal of the NAND string is connected to  
5 corresponding bit line via a first select transistor SGD, and another terminal is connected to c-source via a second select transistor SGS.

[0046] During read and programming operations, 4,256 memory cells are simultaneously selected. The memory cells selected have the same word line and the same kind of bit line (e.g. even bit lines or odd bit lines). Therefore, 532 bytes of data  
10 can be read or programmed simultaneously. These 532 bytes of data that are simultaneously read or programmed form a logical page. Therefore, one block can store at least eight logical pages (four word lines, each with odd and even pages). When each memory cell stores two bits of data (e.g. a multi-level cell), one block stores 16 logical pages. Other sized blocks and pages can also be used with the present invention.  
15 Additionally, architectures other than that of Figs. 7 and 8 can also be used to implement the present invention.

[0047] Memory cells are erased by raising the p-well to an erase voltage (e.g. 20 volts) and grounding the word lines of a selected block. The source and bit lines are floating. Erasing can be performed on the entire memory array, separate blocks, or  
20 another unit of cells. Electrons are transferred from the floating gate to the p-well region and the threshold voltage becomes negative.

[0048] In the read and verify operations, the select gates (SGD and SGS) and the unselected word lines (e.g., WL0, WL1 and WL3) are raised to a read pass voltage (e.g. 4.5 volts) to make the transistors operate as pass gates. The selected word line (e.g.  
25 WL2) is connected to a voltage, a level of which is specified for each read and verify operation in order to determine whether a threshold voltage of the concerned memory

cell has reached such level. For example, in a read operation for a two level memory cell, the selected word line WL2 may be grounded, so that it is detected whether the threshold voltage is higher than 0V. In a verify operation for a two level memory cell, the selected word line WL2 is connected to 0.8V, for example, so that it is verified  
5 whether the threshold voltage has reached at least 0.8V. The source and p-well are at zero volts. The selected bit lines (BLe) are pre-charged to a level of, for example, 0.7V. If the threshold voltage is higher than the read or verify level on the word line, the potential level of the concerned bit line (BLe) maintains the high level because of the non-conductive memory cell. On the other hand, if the threshold voltage is lower than  
10 the read or verify level, the potential level of the concerned bit line (BLe) decreases to a low level, for example less than 0.5V, because of the conductive memory cell (M). The state of the memory cell is, thereby, detected by a sense amplifier that is connected to the bit line.

[0049] The erase, read and verify operations described above are performed  
15 according to techniques known in the art. Thus, many of the details explained can be varied by one skilled in the art. Other read and verify techniques known in the art can also be used.

[0050] Fig. 9 is a schematic block diagram of a portion of column control circuit 304 of Fig. 7. In column control circuit 304, a data storage circuit 440 is arranged for  
20 every two bit lines, including an even numbered BLe and an odd numbered bit line BLo. In the column control circuit 304, a sense amplifier is also arranged for data storage circuit 440 in order to write data into and read data from memory cells.

[0051] An n-channel MOS transistor 442 is connected for column selection between data storage circuit 440 and even numbered bit line BLe. Another n-channel  
25 MOS transistor 444 is connected for column selection between data storage circuit 440 and odd numbered bit line BLo. Either of the even numbered bit line BLe or the odd



numbered bit line BLo is selected to control the operation of writing data or reading data. More specifically, when signal evenBL is at logic level 1 and the signal oddBL is at logic level 0, and MOS transistor 442 is made electrically conductive to select the even numbered bit line BLe, which is then connected to the data storage circuit 440.

5 When, on the other hand, the signal evenBL is at logic level 0 and oddBL is at logic level 1, transistor 444 is made electrically conductive to select the odd numbered bit line BLo, which is then connected to the data storage circuit 440. Note that the signal evenBL is applied to all of the n-channel MOS transistors for column selection connected through the even numbered bit lines; whereas the signal oddBL is applied to

10 all the n-channel MOS transistors for column selection connected to the odd numbered bit lines.

[0052] Each data storage circuit 440 includes three binary data storage sections DS1, DS2 and DS3. Storage section DS1 is connected to the data input/output 312 by way of the internal data input/outlines line(s) and stores externally input data to be

15 written or readout data to be externally output. Data storage section DS2 stores the detection outcome of a write verify operation for confirming the threshold value of a memory cell after a write operation. Data storage section DS3 temporarily stores the data of a memory cell at the time of writing it and/or at the time of reading it. In other embodiments, the data storage sections can also have other functions. In various

20 embodiments, DS1, DS2, DS3 can be portions of a memory unit, one or more registers, or any other device that can store information. In one embodiment, DS1, DS2 and DS3 are each one bit. In other embodiments, one or more of DS1, DS2 and DS3 can store multiple bits. Circuits other than the circuit depicted in Fig. 9 can also be used to control bit lines.

25 [0053] Note that the Figure 9 shows an even/odd bit line configuration. However, the present invention can be used with many different bit line configurations, such as a

configuration where each bit line has its own sense amplifier and/or data storage. In some configurations suitable for implementing the present invention, all bit lines are programmed in one pass, rather than in odd and even passes. For example, see U.S. Patent Application No. 10/254,483, "Highly Compact Non-Volatile Memory and  
5 Method Thereof," filed on September 24, 2002, incorporated herein by reference in its entirety.

[0054] Figure 10 illustrates threshold voltage distributions for memory cells storing two bits of data (e.g., four data states). In one embodiment, distribution 460 represents a distribution of threshold voltages of cells that are in the erased state (e.g.,  
10 storing "11"), having negative threshold voltage levels. Distribution 462 represents a distribution of threshold voltages of cells that are storing "10." Distribution 464 represents a distribution of threshold voltages of memory cells storing "00." Distribution 466 represents a distribution of threshold voltages of cells that are storing "01." In other embodiments, each of the distributions can correspond to different data  
15 states than described above. Additionally, the present invention can work with memory cells that store more than two bits.

[0055] In one implementation, a memory cell in the erased state (distribution 460) can be programmed to any of the program states (distributions 462, 464 or 466). In another embodiment, memory cells in the erased state are programmed according to a  
20 two-step methodology. In this two-step methodology, each of the bits stored in a data state correspond to different logical pages. That is, each bit stored in a memory cell has a different logical page address, pertaining to a lower logical page and an upper logical page. For example, in state "10," the "0" is stored for the lower logical page and the "1" is stored for the upper logical page. In a first programming step, the cell's threshold  
25 voltage level is set according to the bit to be programmed into the lower logical page. If that bit is a logic "1," the threshold voltage is not changed since it is in the appropriate

state as a result of having been earlier erased. However, if the bit is to be programmed to a logic "0," the threshold level of the cell is increased to be within the threshold voltage distribution 462.

5 [0056] In the second programming step, the cell's threshold voltage level is set according to the bit being programmed into the upper logical page. If the upper logical page bit is to be logic "1," then no further programming occurs since the cell is in one of the states corresponding to the threshold voltage distribution 460 or 462, both of which carry an upper page bit of "1." If the upper logical page bit is to be logic "0" and the first step resulted in the cell remaining in the erased state corresponding to threshold  
10 460, then the second step of the programming process includes raising the threshold voltage to be within threshold distribution 466. If the upper logical page bit is to be logic "0" and the cell had been programmed into the state corresponding to threshold distribution 462 as a result of the first programming step, then the second step of the programming process includes raising the threshold voltage to be within threshold  
15 voltage distribution 464. The two step process is just one example of a methodology for programming multi-state memory. Many other methodologies, including a one step process or more than two steps can be used. Although Fig. 8 shows four states (two bits), the present invention can also be used with other multi-state structures including those that include eight states, sixteen states, thirty-two states, and others.

20 [0057] Figure 11 explains the programming process according to one embodiment of the present invention. Figure 11 shows graphs of threshold voltage ( $V_{th}$ ) versus time and bit line voltage ( $V_{bl}$ ) versus time. The horizontal access shows  $t_1$ ,  $t_2$ ,  $t_3$ ,  $t_4$  and  $t_5$ . Each of these moments in time correspond to a verify procedure performed between program pulses. The process described in Figure 11 can be used to program a memory  
25 cell into any of multiple states, or can be used to program a binary memory cell.

[0058] As a set of programming pulses are applied to the memory cell, similar to the program pulses of Figure 1, the threshold voltage of the memory cell will increase as depicted in Figure 11 between time  $t_1$  and  $t_2$ . In some embodiments, the initial threshold voltage, prior to programming and subsequent to erasing, will have a negative threshold voltage. When the threshold voltage of the memory cell reaches the lower intermediate threshold voltage verify point  $V_{ver2}$ , the bit line voltage will be raised from 0 volts to intermediate voltage  $V_1$ . Note that Figure 11 shows that the threshold voltage becomes greater than  $V_{ver2}$  after  $t_2$  and prior to  $t_3$ . At that time,  $t_3$ , it will be determined that the threshold voltage of the memory cell is above  $V_{ver2}$ . Upon determining that the threshold voltage is above  $V_{ver2}$ , the bit line voltage is raised to intermediate voltage  $V_1$ . In one embodiment,  $V_1$  is lower than the intermediate voltage used in the prior art. For example, some embodiments may use 0.4 volts or 0.5 volts for  $V_1$ . The present invention contemplates that the memory cell will have its bit line at  $V_1$  for exactly one programming pulse. Subsequent to the one programming pulse, the bit line will be raised to the inhibit voltage (e.g.,  $V_{dd}$ ). Thus, upon the threshold voltage reaching  $V_{ver2}$ , the program process will be slowed down for one programming pulse and then inhibited thereafter. By slowing down the programming process for the last pulse and, thereby, reducing the amount of shift of the threshold voltage for that last pulse, the programming process will achieve a tighter threshold voltage distribution. Additionally, a larger step size can be used. For example, many prior art processes use a step size for  $V_{pgm}$  of 0.2 volts. The present invention contemplates a step size of 0.4 volts.

[0059] In some embodiments, the voltage  $V_1$  should be chosen in such a way that the threshold voltage shift of the memory cell during the next programming pulse is equal to half of the program voltage step size. That is, if the program step is 0.4 volts,  $V_1$  is chosen so that the shift in threshold voltage of the memory cell would be equal to 0.2 volts. The values of  $V_{ver1}$  and  $V_{ver2}$  are chosen in an appropriate way such that the

shift of the threshold voltage of the memory cell should be at or higher than Vver1 (the target value) after one additional programming pulse following the threshold voltage reaching Vver2. Thus, in some embodiments, Vver2 should be separated from Vver1 by half the program voltage step size (e.g., 0.2 volts). The advantage of the above-described method, as compared to the process of Figure 2, is that less programming pulses are needed, resulting in a shorter programming time.

[0060] Figure 12 is a flow chart describing a general method for programming memory using the concepts described above with respect to Figure 11. In step 500, the system will receive commands and data to program the memory. In step 502, initialization will be performed. For example, in some embodiments, memory cells will be erased prior to programming. Additionally, some memory cells that have been erased will be subjected to a soft programming process so that all memory cells that have been erased will have a threshold voltage within a narrow erased threshold voltage distribution. Additionally, status registers are initialized. In step 504, a programming pulse is applied. For example, the control gates of the transistors in the appropriate NAND chains have their control gates receiving a programming pulse. In step 506, a verify operation will be performed so that the memory cells will be tested to determine whether their threshold voltages have reached Vver2 (see Figure 11). In step 508, a verify operation will be performed so that the memory cells will be tested to determine whether their threshold voltages have reached Vver1 (see Figure 11). In a binary memory cell, there will be only one Vver1 and one Vver2. In a multi-state memory cell, each state will have its own Vver1 and Vver2. In some embodiments, there will be a set of verify operations for each state. Thus, in an eight-state memory cell, there will be seven sets of verify operations with each verify operation of the set having a verify procedure for Vver2 and a verify procedure for Vver1.

[0061] If the verify process of step 506 was successful and the verify process of step 508 was not successful (see step 510), then it is assumed that the threshold voltage of the memory cell is greater than  $V_{ver2}$  and less than  $V_{ver1}$ . In that case, one more programming pulse is applied to the memory cell in step 520. However, this  
5 programming pulse is applied at a reduced level. For example, in one embodiment, the bit line of the memory is raised to intermediate voltage  $V_1$ , as described above. In another embodiment, rather than raising the bit line voltage, the programming pulse can be shortened for that memory cell. One embodiment includes applying  $V_{dd}$  on the bit line at the start of the programming pulse. During the programming pulse, the bit line  
10 voltage will be reduced from  $V_{dd}$  to 0 volts to allow some programming. Typically the programming pulse is 8-10 microseconds. In the embodiment, the reduced programming pulse is 5 microseconds. Note that step 520 only includes applying one pulse to the memory cell being programmed. After that one pulse is applied, that memory cell will be locked out from further programming at step 522.

15 [0062] If the verify process of step 508 was successful (see step 510), then it is assumed that the threshold voltage of the memory cell is greater than  $V_{ver1}$  and, in step 512, the memory cell will be locked out from further programming.

[0063] If the verify process of step 506 was unsuccessful and the verify process of step 508 was not successful (see step 510), then it is assumed that the threshold voltage  
20 of the memory cell is less than  $V_{ver2}$ . In that case, the process loops back to step 504 in order to apply the next program pulse.

[0064] As described above, a multi-state memory cell can have various configurations. In one configuration, the multi-state memory cell will allow the erased state to be programmed to any programmed state. For example, looking at Figure 10,  
25 the memory cell in state 460 can be directly programmed to either state 462, 464 or 466. In another embodiment, the memory cells can use multiple logical pages and be

programmed according to the two-step programming process described above. Figure 13 is a flow chart describing one example of a process of programming the lower logical page of a multiple logical page memory cell, as described above. Other embodiments with more bits, more pages, different state assignments, etc., are also within the scope of the present invention. Various modifications to the process of Figure 13 can be made to accommodate other variations on the threshold state assignments and program methodology. The process of Figure 13 can also be used with a binary memory cell.

[0065] In step 550 of Fig. 13, the operation starts by receiving a data input command from the host and placing that data input command in the state machine. In step 552, address data is received from the host and stored in the state machine in order to select the page to be used for the write operation. In step 554, the data to be written is received and stored in DS1. In step 556, a write command is received from the host and that write command is placed in the state machine. In one embodiment, after the write command is stored in the state machine, the operation of the subsequent steps are automatically started by the state machine. In step 558, the data from DS1 is copied to DS2. In step 560, the initial values of the program voltage  $V_{pgm}$  is set (e.g., 12 volts; however, other values can also be used). Additionally, the program counter (PC) is initialized to 0.

[0066] In one embodiment, the erased state corresponds to logical data one and the program state corresponds to logical data as 0. Thus, when loading data into DS1 and DS2, if a 0 is being loaded into those registers, then the memory cell is going to be programmed. If a logical data one is loaded into DS1 and DS2, then the memory cell need not be programmed because it is already in an erased state. In the embodiment of the multi-state memory cell that uses two logical pages in a two-step programming process, if the lower state is to be changed from state 460 to state 462, then a 0 is loaded

into DS1 and DS2. If the memory cell is to stay in state 460, then a 1 is loaded into DS1 and DS2.

5     **[0067]**       In step 570, it is determined whether DS1 is equal to 0 and DS2 is equal to 0. If so, then the bit line is set to 0 volts. This is the situation where the memory cell is to be programmed to the next state and the threshold voltage is below Vver2.

**[0068]**       If DS1 is equal to 0 and DS2 is equal to 1, then the bit line is set to V1, the intermediate bit line voltage. This is the case where the threshold voltage is greater than Vver2 and less than Vver1.

10    **[0069]**       If DS1 is equal to 1, then it is assumed that the threshold voltage of the memory cell is above Vver1. In that case, the bit line is set to Vdd in order to inhibit further programming.

**[0070]**       In step 572, the next program pulse is applied to the control gate of the memory cell. In step 574, it is determined whether DS2 is equal to 1. If so, then DS1 is also set to 1. Step 574 is performed so that after DS2 is set to 1 (because the threshold  
15    voltage of the memory cell is above Vver2, but below Vver1), the memory cell will only be programmed for one more programming pulse. In step 576, the memory cell is subject to a verification process for Vver2. If the verification process is successful (because the threshold voltage is greater than or equal to Vver2), then DS2 is set to 1. If DS2 was already at 1, then it remains at 1. In step 578, the memory cell is subjected to  
20    a verification process for Vver1. If the verification process passes (because the threshold voltage has reached Vver1), then DS1 is set to 1. If DS1 was already at 1, then it remains at 1. In step 580, the program voltage is increased by the step size. In one embodiment, the step size is 0.4 volts. Therefore, the next programming pulse will be 0.4 volts higher than the previous pulse. In another embodiment, the step size is 0.2 v  
25    or other values. In step 582, the program counter is incremented by 1. In step 584, it is



determined whether all of the memory cells being programmed have their DS1 register equal to 1. If so, the programming process has completed successfully. If not, the programming process continues. In step 586, it is determined whether the program counter is less than 20. If not, the programming process has failed. If the program  
5 counter is less than 20, then the process loops back to step 570.

[0071] In some embodiments, the program counter is not necessarily compared to 20. It can be as low as 4 or 5 for two level operation. For multi-level it can be in the order of 12 for the lower page and 16 or so for the upper page. These values depend on the step size that is used as well. In some embodiments, if the program counter reaches  
10 the maximum, the programming process does not necessarily fail. After the program counter reaches the maximum value, the systems checks how many memory cells in the page have not reached the verify level. If that number of cells is less than a certain value, say 1 or less, than the programming process may still be considered successful since error correction (e.g., ECC) can be used to correct that 1 bit. Furthermore, in many  
15 cases, a cell that has not passed the verify voltage, may still have a high enough threshold voltage to pass a normal read operation that is carried out at a lower gate voltage.

[0072] As discussed above, in one embodiment of the multi-state memory cell that uses the two logical pages and the two-step programming process, state 460 is equal to  
20 11, state 462 is equal to 10, state 464 is 00 and state 466 is 01. In this embodiment, the process of Figure 13 is used for programming cells from state 11 to state 10. The process of Figure 14 is for programming memory cells from either state 11 to state 01 or from state 10 to state 00. That is, Figure 14 is a flow chart describing the control algorithm for one embodiment of writing upper page data to the memory cell.

25 [0073] In step 620 of Fig. 14, operation starts when receiving the data input command from the host and placing that data input command in the state machine. In

step 622, address data is received from the host and placed in the state machine. In step 624, data to be written is received and stored in DS1. In step 626, a write command is received from the host and placed in the state machine, which (in some embodiments) automatically triggers the start of the subsequent process. In step 628, the program data  
5 is copied from DS1 to DS2. In step 630, a state 10 read operation is performed using a read compare point that is in between states 11 and 10 to determine whether the memory cell is in state 11 or 10. If it is determined that the memory cell is in state 10, then the DS3 register for that memory cell is set to 1; otherwise, the DS3 register is set to 0. In step 632, the program voltage is initially set to a value in the 16V-18V range  
10 (determined based on testing); however, other initial voltages can also be used. Additionally, the program counter is initially set to 0.

[0074] In step 640, it is determined whether the DS1 register and the DS2 register are both set to 0. If so, it is assumed that the threshold voltage of the memory cell being programmed is below  $V_{ver2}$  for the appropriate state being programmed and, therefore,  
15 the bit line is set to 0 volts.

[0075] If DS1 is set to 0 and DS2 is set to 1, then it is assumed that the threshold voltage of the memory cell is above  $V_{ver2}$  and below  $V_{ver1}$ ; therefore, the bit line is set to intermediate voltage of  $V_1$ .

[0076] If DS1 is set to 1, then it is assumed that the threshold voltage of the  
20 memory cell is above  $V_{ver1}$ ; therefore, the bit line voltage is set to  $V_{dd}$  in order to inhibit any further programming. In step 642, the next programming pulse is applied. In step 644, it is determined whether the DS2 register is set to 1. If so, then the DS1 register is also set to 1. Step 644 is used to make sure that after the memory cell reaches  $V_{ver2}$ , only one more pulse is used to program the memory cell. In step 646, a  
25 verification process is performed for  $V_{ver2}$  of state 00. If DS3 is equal to 1 and the verification process passes, then the DS2 register is set to 1. In step 648, a program

verification process is performed for Vver1 for state 00. If DS3 is set to 1 and the verification process passes, then the DS1 register is set to 1. In step 650, a verification process is performed for Vver2 of state 01. If the DS3 register is set to 0 and the verification process passes, then the DS1 register is set to 1. In step 652, a  
5 verification process is performed for Vver1 for state 01. If the DS3 register is set to 0 and the verification process passes, then the DS1 register is set to 1. In step 654, the program voltage is increased by the step size.

[0077] In some embodiments, step 650 is not performed. That is, the system only checks for Vver1 for the highest programmed state (e.g., state 01) in order to save  
10 programming time. In some implementations, a wider threshold voltage distribution can be tolerated for the highest programmed state (e.g., state 01).

[0078] In step 656, the program counter is increased by 1. In step 658, it is determined whether all of the memory cells being programmed have their DS1 register set to 1. If so, then the program process has completed successfully. Otherwise, in step  
15 660, it is determined whether the program counter is less than 20. If not, then the program process has failed. If the program counter is less than 20, then the process loops back to step 640.

[0079] Note that in the above-described embodiment, a bit line intermediate voltage is chosen in such a way that the threshold shift during the next programming pulse is  
20 equal to half of the step size. In other embodiments, the shift may vary slightly in either direction. The difference between Vver1 and Vver2 is chosen in such a way that a cell that just passes the Vver 2 level at time  $t_n$  has a threshold voltage just above (or in some cases close to) Vver1 at  $t_{n+1}$ . The intermediate bit line voltage V1 is only applied to cells that have a threshold voltage (at a certain time point  $t_n$ ) that is higher than Vver2,  
25 but less than Vver1, and is only applied for one programming pulse. After that one programming pulse, further programming is inhibited. Thus, during a manufacturing

process when creating an array of non-volatile storage elements and memory system according to Figure 7, the final verify threshold (e.g.,  $V_{ver1}$ ) for a particular state, or for all states, is set and the intermediate verify threshold(s) (e.g.,  $V_{ver2}$ ) for the relevant various states are set so that the memory cells will reach or almost reach the final verify threshold one programming operation (e.g., one programming pulse) after the memory cell reaches the intermediate verify threshold. It is possible that some of the memory cells may not reach the  $V_{ver1}$  level. Pursuant to the above-described process, no additional programming pulses will be used to program those memory cells that did not reach the  $V_{ver1}$  level. Reasons for not reaching the  $V_{ver1}$  level may be due to read noise during the  $V_{ver1}$  and/or  $V_{ver2}$  step or due to a threshold voltage shift that is smaller than expected during the last programming pulse. Thus, in some cases, a particular memory cell using the techniques described above may have its threshold voltage just below  $V_{ver1}$ .

[0080] The embodiments described above contemplate two verification points: a final verification point and an intermediate verification point. Another embodiment of the present invention uses three verify levels. In other embodiments, more than three verify levels can also be used.

[0081] Figure 15 and 16 describe an embodiment that uses three verification levels. Both Figures 15 and 16 include graphs of threshold voltage ( $V_{th}$ ) versus time and bit line voltage ( $V_{bl}$ ) versus time. In the embodiment with three verify levels, memory cells that have a threshold voltage higher than the target voltage  $V_{ver1}$  during a verify operation are inhibited completely by raising the bit line voltage to  $V_{inhibit}$ . Memory cells that have a threshold voltage in between  $V_{ver1}$  and  $V_{ver2}$  are slowed down by applying an intermediate bit line voltage of  $V_1$  during the subsequent programming step and are fully inhibited after that so that only one program impulse with bit line at  $V_1$  is performed. The values of  $V_1$  and  $V_{ver2}$  should be set in such a way that the cell that

passes  $V_{ver2}$  at  $t_n$  will reach or almost reach  $V_{ver1}$  at  $t_{n+1}$ . Memory cells that have their threshold voltage in between  $V_{ver3}$  and  $V_{ver2}$  during a verify operation are slowed down by applying an intermediate bit line voltage  $V_2$  during the subsequent programming step and are fully inhibited after that so that only one programming pulse with the bit line at  $V_2$  is performed. The values of  $V_2$  and  $V_{ver3}$  should be set in such a way that the cell that just passes  $V_{ver3}$  level at  $t_n$  will just reach or almost reach the  $V_{ver1}$  level at  $t_{n+1}$ . In this embodiment,  $V_2$  and  $V_1$  are chosen in such a way that the threshold voltage shift on the next programming pulse is equal to one-third of the program step if the memory cell has just passed  $V_{ver2}$  and two-thirds of the program step if the memory step has just passed  $V_{ver3}$ .

[0082] Figure 15 shows a memory cell which is programmed such that the threshold voltage of the memory cell becomes higher than  $V_{ver2}$  in between  $t_2$  and  $t_3$ . The threshold voltage also increases past  $V_{ver3}$  in between  $t_2$  and  $t_3$ . Thus, when a verification process is performed at  $t_3$ , the memory cell is determined to be above  $V_{ver2}$  and below  $V_{ver1}$ . Therefore, the bit line voltage is raised to the intermediate voltage  $V_1$  for one programming pulse. After the one programming pulse, the bit line voltage is raised to  $V_{inhibit}$  and the memory cell is locked out from further programming.

[0083] The example of Figure 16 shows a memory cell whose threshold voltage crosses  $V_{ver3}$  in between  $t_2$  and  $t_3$ . When a verification process is performed at  $t_3$ , it is determined that the threshold voltage of the memory cell is above  $V_{ver3}$  and below  $V_{ver2}$ ; therefore, the bit line voltage of the memory cell is raised to the intermediate voltage of  $V_2$  for one pulse. After the one programming pulse, the bit line voltage is raised to  $V_{inhibit}$ .

[0084] With more verify levels, more verify operations are needed. If more verify operations are performed, the programming process takes longer.

[0085] One advantage of the present invention when compared to the process of Figure 3 is that no additional programming pulses are required after the one program pulse subsequent to raising the bit line voltage. Therefore, the programming time is shorter.

- 5 [0086] In comparison with the write processes of Figure 2, a much larger step size can be used while maintaining the same threshold voltage distribution since the last step of the programming process is effectively half the size. Thus, the number of required programming pulses can be reduced (e.g., in some cases to almost 50%).

- 10 [0087] The foregoing detailed description of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. The described embodiments were chosen in order to best explain the principles of the invention and its practical application to thereby enable others skilled in the art to best utilize the invention in various embodiments and with  
15 various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto.